A metal-oxide-semiconductor structure with NiSi 2 nanocrystals embedded in the SiO 2 layer has been fabricated. A pronounced capacitance-voltage hysteresis was observed with a memory window of 1 V under the 2 V programming voltage. The processing of the structure is compatible with the current manufacturing technology of semiconductor industry. © 2005 American Institute of Physics. ͓DOI: 10.1063/1.2126150͔
Recently, memory-cell structure using discrete traps as the charge storage media has received much attention as the promising candidate to replace conventional dynamic random access memory or flash memories for future high speed and low power consuming memory devices.
1,2 Nanocrystal memory devices employing distributed nanodots as storage elements have exhibited great potential in device applications. [3] [4] [5] [6] [7] [8] [9] [10] The use of a floating gate composed of distributed nanocrystals reduces the problems of charge loss encountered in conventional floating-gate electrically erasable programmable read-only memory devices, allowing for thinner tunnel oxide and, thereby, smaller operating voltages, better endurance and retention, and faster program/erase speed. [3] [4] [5] The self-assembling of silicon or germanium nanocrystals embedded in SiO 2 layers has been widely studied, and strong memory effects in metal-oxide-semiconductor devices were reported. [6] [7] [8] [9] [10] The metal nanocrystal memory possesses several advantages, such as stronger coupling with the conduction channel, a wide range of available work functions, higher density of states around the Fermi level, and smaller energy perturbation due to carrier confinement. 2 In the present study, we demonstrated the electron charging and discharging effects of NiSi 2 nanocrystals embedded in SiO 2 , which is desirable for applications of low-power nonvolatile memory technology. Its implementation is compatible with the current manufacturing technology of semiconductor industry.
͑100͒ oriented p-type silicon wafers were chemically cleaned by a standard Radio Corporation of America cleaning, followed by a dry oxidation in an atmospheric pressure chemical vapor deposition furnace to form a 3-nm-thick tunnel oxide. Subsequently, a 3.5-nm-thick nickel layer was deposited onto the tunnel oxide by electron beam evaporation.
The nickel layer was capped by a 12.5 nm amorphous Si layer deposited also by sputtering. The stacked structure was, afterwards, dry oxidized at 900°C to form a layer with control oxide on the top and NiSi 2 nanocrystals precipitated and embedded between tunnel oxide and control oxide. Al gate electrode was finally patterned and sintered. The structural analyses were performed by transmission electron microscopy ͑TEM͒. were performed by a precision LCR meter HP 4284A to study the electron charging and discharging effects of the NiSi 2 nanocrystals.
Figure 1 presents typical bright-field, cross-section TEM images. Figure 1͑a͒ shows the structure of a-Si/ Ni/ SiO 2 /Si before the dry oxidation. A continuous nickel layer was formed on top of the tunnel oxide. After dry oxidation, as illustrated in Fig. 1͑b͒ , the well-separated and spherical NiSi 2 nanocrystals embedded in the SiO 2 layer are observed. The whole a-Si layer was oxidized to serve as the control oxide. The distance between NiSi 2 nanocrstals and oxide/ Si interface is about 10 nm indicating that about 3-nm-thick Si substrate was oxidized to contribute to about 6.5-nm-thick SiO 2 in addition to the 3-nm-thick tunnel oxide. The mean size and aerial density of the NiSi 2 nanocrystals were measured to be ϳ7.6 nm and 3.3ϫ 10 11 /cm 2 , respectively. The nanocrstals were identified to be NiSi 2 phase by the analysis of diffraction ring pattern shown in Fig. 2 . Figure 3͑a͒ shows the forward and reverse sweep C-V characteristics, indicating the electron charging and discharging effects of NiSi 2 nanocrystals embedded in SiO 2 . The bidirectional C-V sweeps were performed from deep inversion to deep accumulation and in reverse, which exhibited electron charging effect. In Fig. 3͑a͒ , with the voltage swept from 2 to ͑−8͒V and back to 2 V, an outstanding threshold voltage shift of 1 V is observed. As the whisked voltage is increased to 5 V, a more obvious C-V shift of 8 V is seen. It is perceived that the hysteresis is counterclockwise which is due to injection of electrons from the deep inversion layer and injection of holes from the deep accumulation layer of Si substrate. 11 The result of C-V shift indicates that the charging effects of NiSi 2 nanocrystals are more significant than the semiconductor nanocrystals. Figure 3͑b͒ shows the band diagrams of "write" and "erase" operations with different gate polarities of the memory device. When the device is written or programmed, the electrons directly tunnel from the Si substrate through the tunnel oxide, and are trapped in the NiSi 2 nanocrystals. On the other hand, as the device is erased, the electrons may tunnel back to the deep accumulation layer of Si substrate. The control oxide is utilized to prevent the carriers of gate electrode from injecting into the NiSi 2 nanocrystals by Fowler-Nordheim tunneling. The distance between the nanoparticles and the substrate is of the order of 10 nm, the low voltage charging is attributed to the presence of oxide-induced charge traps in the tunnel oxide so that the charges are more prone to tunnel through the oxide. In addition, the NiSi 2 nanocrystals do not bear a voltage drop from gate voltage, which means all the voltages provided from control gate are dropped to tunnel oxide and control oxide and gains advantage over their semiconductor counterparts. The operating voltage of the memory devices with conventional floating gate or semiconductor nanocrystals embedded in SiO 2 is above 7 or 5 V. In our approach to fabricate the NiSi 2 nanocrystals embedded in SiO 2 , a lower programming voltage of 2 V and erasing voltage of ͑−8͒ V realize a significant threshold voltage shift, 1 V, which is sufficient to be defined as "1" and "0" by a typical sensing amplifier for a memory device. Figure 4 shows the variation of C-V hysteresis with time for samples heated to 150°C. For the room temperature measurement, the electrons were trapped at nanocrystals and oxide charge traps. During the heating cycle at 150°C, the electrons trapping effect at the oxide charge traps are expected to be weakened owing to the thermal energy supplied to the electrons. The bidirectional C-V sweeps were taken every 2 up to 10 h from 5 to ͑−8͒ V and back to 5 V. The narrowing in memory window after prolonged heating is attributed to the detrimental change of oxide structure so that the electron traps are less effective. The origin of which is not clear at this time. Although the drifts of C-V curves are evident, possibly owing to the presence of the fixed charges at the oxide/ Si interface, the non volatility of the data ͑i.e., a shift of more than 1 V in threshold voltage͒ is maintained throughout.
In summary, we have demonstrated the electron charging and discharging effects of NiSi 2 nanocrystals embedded in the SiO 2 layer with a mean size and aerial density of 7.6 nm and 3.3ϫ 10 11 /cm 2 , respectively. The NiSi 2 dots were formed by the thermal oxidation of the nickel and a-Si layers. A significant C-V hysteresis of voltage shift of 1 V is observed. The implementation of the present structure is compatible with the current manufacturing technology of semiconductor industry. 
